uu.seUppsala universitets publikasjoner
Endre søk
RefereraExporteraLink to record
Permanent link

Direct link
Referera
Referensformat
  • apa
  • ieee
  • modern-language-association
  • vancouver
  • Annet format
Fler format
Språk
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Annet språk
Fler språk
Utmatningsformat
  • html
  • text
  • asciidoc
  • rtf
Evaluating the Potential Applications of Quaternary Logic for Approximate Computing
Uppsala universitet, Teknisk-naturvetenskapliga vetenskapsområdet, Matematisk-datavetenskapliga sektionen, Institutionen för informationsteknologi, Datorarkitektur och datorkommunikation. (UART)
Uppsala universitet, Teknisk-naturvetenskapliga vetenskapsområdet, Matematisk-datavetenskapliga sektionen, Institutionen för informationsteknologi, Datorteknik.
Uppsala universitet, Teknisk-naturvetenskapliga vetenskapsområdet, Matematisk-datavetenskapliga sektionen, Institutionen för informationsteknologi, Datorarkitektur och datorkommunikation.ORCID-id: 0000-0001-8267-0232
Norwegian University of Science and Technology.ORCID-id: 0000-0003-4232-6976
2019 (engelsk)Inngår i: ACM Journal on Emerging Technologies in Computing Systems (JETC), ISSN 1550-4832, Vol. 16, nr 1, artikkel-id 5Artikkel i tidsskrift (Fagfellevurdert) Published
Abstract [en]

There exist extensive ongoing research efforts on emerging atomic-scale technologies that have the potential to become an alternative to today’s complementary metal--oxide--semiconductor technologies. A common feature among the investigated technologies is that of multi-level devices, particularly the possibility of implementing quaternary logic gates and memory cells. However, for such multi-level devices to be used reliably, an increase in energy dissipation and operation time is required. Building on the principle of approximate computing, we present a set of combinational logic circuits and memory based on multi-level logic gates in which we can trade reliability against energy efficiency. Keeping the energy and timing constraints constant, important data are encoded in a more robust binary format while error-tolerant data are encoded in a quaternary format. We analyze the behavior of the logic circuits when exposed to transient errors caused as a side effect of this encoding. We also evaluate the potential benefit of the logic circuits and memory by embedding them in a conventional computer system on which we execute jpeg, sobel, and blackscholes approximately. We demonstrate that blackscholes is not suitable for such a system and explain why. However, we also achieve dynamic energy reductions of 10% and 13% for jpeg and sobel, respectively, and improve execution time by 38% for sobel, while maintaining adequate output quality.

sted, utgiver, år, opplag, sider
New York, NY, USA, 2019. Vol. 16, nr 1, artikkel-id 5
Emneord [en]
approximate computing, quaternary
HSV kategori
Forskningsprogram
Data- och systemvetenskap
Identifikatorer
URN: urn:nbn:se:uu:diva-396028DOI: 10.1145/3359620OAI: oai:DiVA.org:uu-396028DiVA, id: diva2:1366441
Forskningsfinansiär
Swedish Research Council, 2015-05159Tilgjengelig fra: 2019-10-29 Laget: 2019-10-29 Sist oppdatert: 2019-12-06

Open Access i DiVA

Fulltekst mangler i DiVA

Andre lenker

Forlagets fulltekstACM Digital Library Link

Personposter BETA

Sakalis, ChristosJimborean, AlexandraKaxiras, Stefanos

Søk i DiVA

Av forfatter/redaktør
Sakalis, ChristosJimborean, AlexandraKaxiras, StefanosSjälander, Magnus
Av organisasjonen

Søk utenfor DiVA

GoogleGoogle Scholar

doi
urn-nbn

Altmetric

doi
urn-nbn
Totalt: 59 treff
RefereraExporteraLink to record
Permanent link

Direct link
Referera
Referensformat
  • apa
  • ieee
  • modern-language-association
  • vancouver
  • Annet format
Fler format
Språk
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Annet språk
Fler språk
Utmatningsformat
  • html
  • text
  • asciidoc
  • rtf