uu.seUppsala University Publications
Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Block-Parallel Programming for Real-time Embedded Applications
Uppsala University, Disciplinary Domain of Science and Technology, Mathematics and Computer Science, Department of Information Technology, Computer Systems.
Stanford University, Department of Computer Science.
2010 (English)In: Proc. 39th International Conference on Parallel Processing, Piscataway, NJ: IEEE , 2010, p. 297-306Conference paper, Published paper (Refereed)
Abstract [en]

Embedded media applications have traditionally used custom ASICs to meet their real-time performance requirements. However, the combination of increasing chip design cost and availability of commodity many-core processors is making programmable devices increasingly attractive alternatives. Yet for these processors to be successful in this role, programming systems are needed that can automate the task of mapping the applications to the tens-to-hundreds of cores on current and future many-core processors, while simultaneously guaranteeing the real-time throughput constraints. This paper presents a block-parallel program description for embedded real-time media applications and automatic transformations including buffering and parallelization to ensure the program meets the throughput requirements. These transformations are enabled by starting with a high-level, yet intuitive, application description. The description builds on traditional stream programming structures by adding simple control and serialization constructs to enable a greater variety of applications. The result is an application description that provides a balance of flexibility and power to the programmer, while exposing the application structure to the compiler at a high enough level to enable useful transformations without heroic analysis.

Place, publisher, year, edition, pages
Piscataway, NJ: IEEE , 2010. p. 297-306
National Category
Software Engineering
Identifiers
URN: urn:nbn:se:uu:diva-140002DOI: 10.1109/ICPP.2010.37ISBN: 978-1-4244-7913-9 (print)OAI: oai:DiVA.org:uu-140002DiVA, id: diva2:382692
Conference
39th International Conference on Parallel Processing (ICPP 2010), September 13-16, 2010, San Diego, CA
Projects
Efficient Low-power Microprocessor (ELM)UPMARCAvailable from: 2011-01-03 Created: 2011-01-03 Last updated: 2018-01-12Bibliographically approved

Open Access in DiVA

fulltext(690 kB)375 downloads
File information
File name FULLTEXT01.pdfFile size 690 kBChecksum SHA-512
1ac0b7cde281f76e8443c5d9640b834ec3db474308dcc7bffcf0578ea6578d7e1767ec8105e1bae1cd3b79bb87119d73b5516fca356cee7c6a1e23ae147a893a
Type fulltextMimetype application/pdf

Other links

Publisher's full text

Authority records BETA

Black-Schaffer, David

Search in DiVA

By author/editor
Black-Schaffer, David
By organisation
Computer Systems
Software Engineering

Search outside of DiVA

GoogleGoogle Scholar
Total: 375 downloads
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

doi
isbn
urn-nbn

Altmetric score

doi
isbn
urn-nbn
Total: 545 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf