uu.seUppsala University Publications
Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
A novel gate junction design for low noise Si Nanowire ISFET Sensor application
Uppsala University, Disciplinary Domain of Science and Technology, Technology, Department of Engineering Sciences, Solid State Electronics.ORCID iD: 0000-0003-4317-9701
2019 (English)Conference paper, Oral presentation with published abstract (Other academic)
Place, publisher, year, edition, pages
2019.
National Category
Electrical Engineering, Electronic Engineering, Information Engineering
Identifiers
URN: urn:nbn:se:uu:diva-390142OAI: oai:DiVA.org:uu-390142DiVA, id: diva2:1340517
Conference
China Semiconductor Technology International Conference (CSTIC)
Available from: 2019-08-05 Created: 2019-08-05 Last updated: 2019-08-05

Open Access in DiVA

No full text in DiVA

Authority records BETA

Zhang, Zhen

Search in DiVA

By author/editor
Zhang, Zhen
By organisation
Solid State Electronics
Electrical Engineering, Electronic Engineering, Information Engineering

Search outside of DiVA

GoogleGoogle Scholar

urn-nbn

Altmetric score

urn-nbn
Total: 8 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf