uu.seUppsala University Publications
Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
The digraph real-time task model
Uppsala University, Disciplinary Domain of Science and Technology, Mathematics and Computer Science, Department of Information Technology, Computer Systems. (Embedded Systems)
Uppsala University, Disciplinary Domain of Science and Technology, Mathematics and Computer Science, Department of Information Technology, Computer Systems. (Embedded Systems)
Uppsala University, Disciplinary Domain of Science and Technology, Mathematics and Computer Science, Department of Information Technology, Computer Systems. (Embedded Systems)
Uppsala University, Disciplinary Domain of Science and Technology, Mathematics and Computer Science, Department of Information Technology, Computer Systems. (Embedded Systems)
2011 (English)In: 17th Real-Time and Embedded Technology and Applications Symposium, Piscataway, NJ: IEEE Computer Society, 2011, 71-80 p.Conference paper, Published paper (Refereed)
Abstract [en]

Models for real-time systems have to balance the inherently contradicting goals of expressiveness and analysis efficiency. Current task models with tractable feasibility tests have limited expressiveness, restricting their ability to model many systems accurately. In particular, they are all recurrent, preventing the modeling of structures like mode switches, local loops, etc.

In this paper, we advance the state-of-the-art with a model that is free from these constraints. Our proposed task model is based on arbitrary directed graphs (digraphs) for job releases. We show that the feasibility problem on preemptive uniprocessors for our model remains tractable. This even holds in the case of task systems with arbitrary deadlines.

Place, publisher, year, edition, pages
Piscataway, NJ: IEEE Computer Society, 2011. 71-80 p.
Series
IEEE Real-Time and Embedded Technology and Application Symposium, ISSN 1080-1812
National Category
Computer Science
Identifiers
URN: urn:nbn:se:uu:diva-150567DOI: 10.1109/RTAS.2011.15ISI: 000299168100007ISBN: 978-1-61284-326-1 (print)OAI: oai:DiVA.org:uu-150567DiVA: diva2:407711
Conference
17th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS), April 11-14 2011, Chicago, USA
Projects
UPMARC
Available from: 2011-03-31 Created: 2011-03-31 Last updated: 2013-12-15

Open Access in DiVA

No full text

Other links

Publisher's full text

Authority records BETA

Stigge, MartinEkberg, PontusGuan, NanYi, Wang

Search in DiVA

By author/editor
Stigge, MartinEkberg, PontusGuan, NanYi, Wang
By organisation
Computer Systems
Computer Science

Search outside of DiVA

GoogleGoogle Scholar

doi
isbn
urn-nbn

Altmetric score

doi
isbn
urn-nbn
Total: 514 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf