Conserving Memory Bandwidth in Chip Multiprocessors with Runahead Execution.
2007 (English)In: 21st International Parallel and Distributed Processing Symposium, 2007Conference paper (Other (popular scientific, debate etc.))
The introduction of chip multiprocessors (CMPs) presents new challenges and trade-offs to computer architects. Architects must now strike a balance between the number of cores per chip versus the amount of on-chip cache and the cost-efficient amount of pin bandwidth. Technology projections indicate that the cost of pin bandwidth would increase significantly and may therefore inhibit the number of processor cores per CMP. Runahead execution is a very promising approach to tolerate long memory latencies. In this paper we study the memory access characteristics of runahead execution. We show that temporal and data dependency aspects of runahead execution makes it possible to conserve bandwidth through the use of smaller cache blocks in the cache. We demonstrate, using execution-driven full system simulation, that our method of fine-grained fetching can obtain significant performance speedups in bandwidth constrained systems but also yield stable performance in systems that are not bandwidth limited.
Place, publisher, year, edition, pages
IdentifiersURN: urn:nbn:se:uu:diva-14617OAI: oai:DiVA.org:uu-14617DiVA: diva2:42388