uu.seUppsala University Publications
Change search
ReferencesLink to record
Permanent link

Direct link
Modeling cache sharing on chip multiprocessor architectures
Uppsala University, Disciplinary Domain of Science and Technology, Mathematics and Computer Science, Department of Information Technology, Computer Systems. (UART)
Show others and affiliations
2006 (English)In: Proc. International Symposium on Workload Characterization: IISWC 2006, Piscataway, NJ: IEEE , 2006, 160-171 p.Conference paper (Refereed)
Place, publisher, year, edition, pages
Piscataway, NJ: IEEE , 2006. 160-171 p.
National Category
Computer Science
URN: urn:nbn:se:uu:diva-21917DOI: 10.1109/IISWC.2006.302740ISBN: 1-4244-0508-4OAI: oai:DiVA.org:uu-21917DiVA: diva2:49690
Available from: 2007-01-08 Created: 2007-01-08 Last updated: 2010-12-19Bibliographically approved

Open Access in DiVA

No full text

Other links

Publisher's full text

Search in DiVA

By author/editor
Hagersten, Erik
By organisation
Computer Systems
Computer Science

Search outside of DiVA

GoogleGoogle Scholar
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

Altmetric score

Total: 199 hits
ReferencesLink to record
Permanent link

Direct link