Low Overhead Instruction-Cache Modeling Using Instruction Reuse Profiles
2012 (English)In: International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD'12), IEEE Computer Society , 2012, 260-269 p.Conference paper (Refereed)
Performance loss caused by L1 instruction cache misses varies between different architectures and cache sizes. For processors employing power-efficient in-order execution with small caches, performance can be significantly affected by instruction cache misses. The growing use of low-power multi-threaded CPUs (with shared L1 caches) in general purpose computing platforms requires new efficient techniques for analyzing application instruction cache usage. Such insight can be achieved using traditional simulation technologies modeling several cache sizes, but the overhead of simulators may be prohibitive for practical optimization usage. In this paper we present a statistical method to quickly model application instruction cache performance. Most importantly we propose a very low-overhead sampling mechanism to collect runtime data from the application's instruction stream. This data is fed to the statistical model which accurately estimates the instruction cache miss ratio for the sampled execution. Our sampling method is about 10x faster than previously suggested sampling approaches, with average runtime overhead as low as 25% over native execution. The architecturally-independent data collected is used to accurately model miss ratio for several cache sizes simultaneously, with average absolute error of 0.2%. Finally, we show how our tool can be used to identify program phases with large instruction cache footprint. Such phases can then be targeted to optimize for reduced code footprint.
Place, publisher, year, edition, pages
IEEE Computer Society , 2012. 260-269 p.
, Computer Architecture and High Performance Computing, ISSN 1550-6533
Computer Systems Computer Science Computer Engineering
Research subject Computer Science; Computer Systems
IdentifiersURN: urn:nbn:se:uu:diva-180148DOI: 10.1109/SBAC-PAD.2012.25ISBN: 978-1-4673-4790-7OAI: oai:DiVA.org:uu-180148DiVA: diva2:548389
24 th International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD), October 2012, New York, NY, USA