Understanding the Dynamic Caches on Intel Processors: Methods and Applications
2014 (English)In: 2014 12th IEEE International Conference on Embedded and Ubiquitous Computing, 2014, 58-64 p.Conference paper (Other academic)
The design and implementation of caches on a given platform has significant impacts to many areas in computer system design. On chip-multiprocessors (CMP), new cache architectures are proposed to meet the rapidly increasing performance requirements. However, the cache architectures are usually not well-documented for commercial processors. This raises difficulties for people to precisely understand the working principle of many components of the processors, not only the cache itself, but also the related components like the whole memory subsystem. This paper aims at disclosing the working principle of the last level cache of Intel Ivy Bridge processors. First, we identify the address translation logic on this cache. Second, we disclose the replacement policy of the cache. This is a dynamic insertion replacement policy, which is very different from the widely used LRU policy and its variants. Although this replacement policy has been proposed in academic literatures, our work is the first one showing it is actually used in commercial processors. To show the significance of our discovery, we design a methodology to generate controllable cache miss sequences under this new cache, and apply it to the design of a benchmark to model the memory concurrency. Evaluations on physical machines are conducted to show the effectiveness of the proposed method.
Place, publisher, year, edition, pages
2014. 58-64 p.
IdentifiersURN: urn:nbn:se:uu:diva-240802DOI: 10.1109/EUC.2014.18ISI: 000358149800009ISBN: 978-0-7695-5249-1OAI: oai:DiVA.org:uu-240802DiVA: diva2:777089
2014 12th IEEE International Conference on Embedded and Ubiquitous Computing (EUC), Milano, Italy, 26-28 Aug. 2014