uu.seUppsala University Publications
Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
A novel multilevel inverter topology based on multi-winding multi-tapped transformers for improved wave shape requirements
Uppsala University, Disciplinary Domain of Science and Technology, Technology, Department of Engineering Sciences, Electricity. Amrita VishwaVidyapeetham University.ORCID iD: 0000-0001-9599-9811
2011 (English)In: Power Electronics (IICPE), 2010 India International Conference on, IEEE conference proceedings, 2011, 1-5 p.Conference paper, Published paper (Refereed)
Abstract [en]

The present work proposes a simple cost effective multilevel topology for generating high quality sinusoidal AC waveform based onmulti-tapped multi-winding transformer switching technique. Multi-winding multi-tapped transformers are used to aid the multi-level switching process which guarantees a large number of intermediate switching levels. Each secondary tapping can act as a separate DC source derived from the single DC supply input to feed the second transformer. The proposed topology can generate 27 switching states by using only 8 switches and 3 full bridge diode rectifiers. The basic working principle is based on the selective addition and subtraction of magnetic flux in the transformer core. Although the mathematical modeling of multi-winding multi-tapped transformer is slightly complex, the resulting circuit complexity reduces when compared to the conventional topologies like diode clamped, capacitor clamped and cascaded multilevel inverters. The present work uses PSPICE and MATLABmodeling techniques to simulate the entire system using synthesized multi-winding multi-tapped transformer models. Also the proposed system has superior quality performance characteristics when compared to the conventional topologies, due to its ability to avoid major drawbacks like capacitor voltage unbalancing, common mode voltage stresses at the load end and the requirement of large filters to avoid the presence of harmonic frequencies at the output.

Place, publisher, year, edition, pages
IEEE conference proceedings, 2011. 1-5 p.
National Category
Electrical Engineering, Electronic Engineering, Information Engineering
Identifiers
URN: urn:nbn:se:uu:diva-253955DOI: 10.1109/IICPE.2011.5728136ISBN: 978-1-4244-7883-5 (print)OAI: oai:DiVA.org:uu-253955DiVA: diva2:816782
Conference
Power Electronics (IICPE), 2010 India International Conference on
Available from: 2015-06-04 Created: 2015-06-04 Last updated: 2015-06-04

Open Access in DiVA

No full text

Other links

Publisher's full text

Authority records BETA

Elamalayil Soman, Deepak

Search in DiVA

By author/editor
Elamalayil Soman, Deepak
By organisation
Electricity
Electrical Engineering, Electronic Engineering, Information Engineering

Search outside of DiVA

GoogleGoogle Scholar

doi
isbn
urn-nbn

Altmetric score

doi
isbn
urn-nbn
Total: 403 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf