uu.seUppsala University Publications
Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
A dual-consistency cache coherence protocol
Univ Murcia, E-30001 Murcia, Spain.
Uppsala University, Disciplinary Domain of Science and Technology, Mathematics and Computer Science, Department of Information Technology, Computer Architecture and Computer Communication. (UART)
2015 (English)In: Proc. 29th International Parallel and Distributed Processing Symposium, Los Alamitos, CA: IEEE Computer Society, 2015, 1119-1128 p.Conference paper, Published paper (Refereed)
Abstract [en]

Weak memory consistency models can maximize system performance by enabling hardware and compiler optimizations, but increase programming complexity since they do not match programmers’ intuition. The design of an efficient system with an intuitive memory model is an open challenge.

This paper proposes SPEL, a dual-consistency cache coherence protocol which simultaneously guarantees the strongest memory consistency model provided by the hardware and yields improvements in both performance and energy consumption. The design of the protocol exploits a compile-time identification of code regions which can be executed under a less restrictive, thus optimized protocol, without harming correctness. Outside these regions, code is executed under a more restrictive protocol which enforces sequential consistency. Compared to a standard directory protocol, we show improvements in performance of 24% and reductions in energy consumption of 32%, on average, for a 64-core chip multiprocessor.

Place, publisher, year, edition, pages
Los Alamitos, CA: IEEE Computer Society, 2015. 1119-1128 p.
National Category
Computer Engineering
Identifiers
URN: urn:nbn:se:uu:diva-256060DOI: 10.1109/IPDPS.2015.43ISI: 000380545200107ISBN: 9781479986484 (print)OAI: oai:DiVA.org:uu-256060DiVA: diva2:824439
Conference
IPDPS 2015, May 25–29, Hyderabad, India
Projects
UPMARCVR frame project ”Efficient Modeling of Heterogeneity in the Era of Dark Silicon”: 106201305/C0533201Fundacíon Seneca-Agencia de Ciencia y Tecnología de la Regíon de Murcia under grant ”Jóvenes Líderes en Investigacíon”: 18956/JLI/13
Available from: 2015-06-22 Created: 2015-06-22 Last updated: 2016-11-11Bibliographically approved

Open Access in DiVA

fulltext(625 kB)166 downloads
File information
File name FULLTEXT01.pdfFile size 625 kBChecksum SHA-512
68ee23d9d0096c41411f0708c7241c9c18229f56782e15c9295d7f4db2f79b30962d577347326c397fdfe4a89ac7efd8fb90713323cd430b89ff6e5accb41c36
Type fulltextMimetype application/pdf

Other links

Publisher's full text

Authority records BETA

Jimborean, Alexandra

Search in DiVA

By author/editor
Jimborean, Alexandra
By organisation
Computer Architecture and Computer Communication
Computer Engineering

Search outside of DiVA

GoogleGoogle Scholar
Total: 166 downloads
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

doi
isbn
urn-nbn

Altmetric score

doi
isbn
urn-nbn
Total: 586 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf