uu.seUppsala University Publications
Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Keep it slow and in time: Online DVFS with hard real-time workloads
Uppsala University, Disciplinary Domain of Science and Technology, Mathematics and Computer Science, Department of Information Technology, Computer Systems. (Embedded Systems)
Uppsala University, Disciplinary Domain of Science and Technology, Mathematics and Computer Science, Department of Information Technology, Computer Systems.
2016 (English)In: Proc. 19th Conference on Design, Automation and Test in Europe, Piscataway, NJ: IEEE , 2016, 385-390 p.Conference paper, Published paper (Refereed)
Abstract [en]

To handle hot spots or power shortages, modern multicore processors are equipped with a supervisory dynamic thermal and power management (DTPM) system. When necessary, the DTPM system autonomously adapts the capacity of the cooling system or throttles the speed of core-local clocks via dynamic voltage and frequency scaling (DVFS) techniques. Opposed to best-effort scenarios, online DVFS with real-time workloads also needs to consider completion times of computations. Whereas execution times can be bounded adequately with worst-case estimates, arrival times of computation requests are potentially unknown. A deadline for completing a computation can easily be missed, if workloads suddenly peak and past clock speed assignments have built-up a non-negligible backlog of computations. To overcome this problem, we introduce an online DVFS management scheme which is history-aware. It operates a core at higher speed levels only if the future workload has the potential to result in timing violations, if not anticipated by rising clock speed assignments. We present an implementation of the scheme running on the GemS hardware simulator.

Place, publisher, year, edition, pages
Piscataway, NJ: IEEE , 2016. 385-390 p.
Series
Design, Automation, and Test in Europe Conference and Exhibition, ISSN 1530-1591
National Category
Computer Engineering
Identifiers
URN: urn:nbn:se:uu:diva-283424ISI: 000382679200071ISBN: 9783981537079 (print)OAI: oai:DiVA.org:uu-283424DiVA: diva2:919067
Conference
DATE 2016, March 14–18, Dresden, Germany
Available from: 2016-03-18 Created: 2016-04-12 Last updated: 2017-02-02Bibliographically approved

Open Access in DiVA

No full text

Authority records BETA

Lampka, Kai

Search in DiVA

By author/editor
Lampka, Kai
By organisation
Computer Systems
Computer Engineering

Search outside of DiVA

GoogleGoogle Scholar

isbn
urn-nbn

Altmetric score

isbn
urn-nbn
Total: 425 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf