uu.seUppsala University Publications
Change search
ReferencesLink to record
Permanent link

Direct link
Micro-Architecture Independent Analytical Processor Performance and Power Modeling
Univ Ghent, Dept Elect & Informat Syst, B-9000 Ghent, Belgium..
Univ Ghent, Dept Elect & Informat Syst, B-9000 Ghent, Belgium..
Uppsala University, Disciplinary Domain of Science and Technology, Mathematics and Computer Science, Department of Information Technology, Computer Systems.
Univ Ghent, Dept Elect & Informat Syst, B-9000 Ghent, Belgium..
Show others and affiliations
2015 (English)In: 2015 IEEE International Symposium on Performance Analysis and Software (ISPASS), 2015, 32-41 p.Conference paper (Refereed)
Abstract [en]

Optimizing processors for specific application(s) can substantially improve energy-efficiency. With the end of Dennard scaling, and the corresponding reduction in energy-efficiency gains from technology scaling, such approaches may become increasingly important. However, designing application-specific processors require fast design space exploration tools to optimize for the targeted application(s). Analytical models can be a good fit for such design space exploration as they provide fast performance estimations and insight into the interaction between an application's characteristics and the micro-architecture of a processor. Unfortunately, current analytical models require some micro-architecture dependent inputs, such as cache miss rates, branch miss rates and memory-level parallelism. This requires profiling the applications for each cache and branch predictor configuration, which is far more time-consuming than evaluating the actual performance models. In this work we present a micro-architecture independent profiler and associated analytical models that allow us to produce performance and power estimates across a large design space almost instantaneously. We show that using a micro-architecture independent profile leads to a speedup of 25x for our evaluated design space, compared to an analytical model that uses micro-architecture dependent profiles. Over a large design space, the model has a 13% error for performance and a 7% error for power, compared to cycle-level simulation. The model is able to accurately determine the optimal processor configuration for different applications under power or performance constraints, and it can provide insight into performance through cycle stacks.

Place, publisher, year, edition, pages
2015. 32-41 p.
Series
, IEEE International Symposium on Performance Analysis of Systems and Software-ISPASS
National Category
Computer and Information Science
Identifiers
URN: urn:nbn:se:uu:diva-303199ISI: 000380554200004ISBN: 9781479919574OAI: oai:DiVA.org:uu-303199DiVA: diva2:971070
Conference
IEEE INTERNATIONAL SYMPOSIUM ON PERFORMANCE ANALYSIS OF SYSTEMS AND SOFTWARE (ISPASS), MAR 29-31, 2015, Philidelphia, PA
Available from: 2016-09-15 Created: 2016-09-15 Last updated: 2016-09-15Bibliographically approved

Open Access in DiVA

No full text

Search in DiVA

By author/editor
Mechri, MoncefCarlson, TrevorBlack-Schaffer, DavidHagersten, Erik
By organisation
Computer Systems
Computer and Information Science

Search outside of DiVA

GoogleGoogle Scholar
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

Total: 6 hits
ReferencesLink to record
Permanent link

Direct link