Logo: to the web site of Uppsala University

uu.sePublications from Uppsala University
Change search
Link to record
Permanent link

Direct link
Atig, Mohamed Faouzi, ProfessorORCID iD iconorcid.org/0000-0001-8229-3481
Alternative names
Publications (10 of 96) Show all publications
Abdulla, P., Atig, M. F., Cailler, J., Liang, C. & Rümmer, P. (2025). When GNNs Met a Word Equations Solver: Learning to Rank Equations.
Open this publication in new window or tab >>When GNNs Met a Word Equations Solver: Learning to Rank Equations
Show others...
2025 (English)Manuscript (preprint) (Other academic)
National Category
Computer Sciences
Identifiers
urn:nbn:se:uu:diva-549609 (URN)
Available from: 2025-03-02 Created: 2025-03-02 Last updated: 2025-03-18
Abdulla, P. A., Atig, M. F., Godbole, A., Shankaranarayanan, K. & Vahanwala, M. (2024). Fairness and Liveness Under Weak Consistency. In: Stefan Kiefer; Jan Křetínský; Antonín Kučera (Ed.), Taming the Infinities of Concurrency: Essays Dedicated to Javier Esparza on the Occasion of His 60th Birthday (pp. 1-21). Cham: Springer
Open this publication in new window or tab >>Fairness and Liveness Under Weak Consistency
Show others...
2024 (English)In: Taming the Infinities of Concurrency: Essays Dedicated to Javier Esparza on the Occasion of His 60th Birthday / [ed] Stefan Kiefer; Jan Křetínský; Antonín Kučera, Cham: Springer, 2024, p. 1-21Chapter in book (Refereed)
Abstract [en]

We consider the verification of concurrent programs running on weakly consistent platforms, i.e., weaker semantics than the classical Sequential Consistency (SC) semantics. We describe a framework for the verification of liveness properties for such programs. To that end, we introduce a notion of fairness that combines the classical transition fairness condition with an additional condition that forbids demonic behaviors of the memory system. We illustrate the framework by instantiating it for the classical Total Store Order (TSO) memory model. The presentation is tutorial-like and based on our previous works [3, 4].

Place, publisher, year, edition, pages
Cham: Springer, 2024
Series
Lecture Notes in Computer Science, ISSN 0302-9743, E-ISSN 1611-3349 ; 14660
National Category
Computer Sciences
Identifiers
urn:nbn:se:uu:diva-555671 (URN)10.1007/978-3-031-56222-8_1 (DOI)001215137000002 ()2-s2.0-85201220077 (Scopus ID)978-3-031-56221-1 (ISBN)978-3-031-56222-8 (ISBN)
Available from: 2025-05-05 Created: 2025-05-05 Last updated: 2025-05-05Bibliographically approved
Abdulla, P., Atig, M. F., Cailler, J., Liang, C. & Rümmer, P. (2024). Guiding Word Equation Solving using Graph Neural Networks. In: S. Akshay; Aina Niemetz; Sriram Sankaranarayanan (Ed.), Automated Technology for Verification and Analysi: 22nd International Symposium on Automated Technology for Verification and Analysis (ATVA 2024), Kyoto, Japan, October 21–25, 2024. Paper presented at 22nd International Symposium on Automated Technology for Verification and Analysis (pp. 279-301). Cham: Springer
Open this publication in new window or tab >>Guiding Word Equation Solving using Graph Neural Networks
Show others...
2024 (English)In: Automated Technology for Verification and Analysi: 22nd International Symposium on Automated Technology for Verification and Analysis (ATVA 2024), Kyoto, Japan, October 21–25, 2024 / [ed] S. Akshay; Aina Niemetz; Sriram Sankaranarayanan, Cham: Springer, 2024, p. 279-301Conference paper, Published paper (Refereed)
Abstract [en]

This paper proposes a Graph Neural Network-guided algorithm for solving word equations, based on the well-known Nielsen transformation for splitting equations.The algorithm iteratively rewrites the first terms of each side of an equation, giving rise to a tree-like search space.The choice of path at each split point of the tree significantly impacts solving time, motivating the use of Graph Neural Networks (GNNs) for efficient split decision-making.Split decisions are encoded as multi-classification tasks, and five graph representations of word equations are introduced to encode their structural information for GNNs.The algorithm is implemented as a solver named DragonLi.Experiments are conducted  on artificial and real-world benchmarks. The algorithm performs particularly well on satisfiable problems. For single word equations, DragonLi can solve significantly more problems than well-established string solvers.For the conjunction of multiple word equations, DragonLi is competitive with state-of-the-art string solvers.

Place, publisher, year, edition, pages
Cham: Springer, 2024
Series
Lecture Notes in Computer Science, ISSN 0302-9743, E-ISSN 1611-3349 ; 15054
Keywords
Word equation, Graph neural network, String theory
National Category
Computer Sciences
Identifiers
urn:nbn:se:uu:diva-549607 (URN)10.1007/978-3-031-78709-6_14 (DOI)001448022300014 ()2-s2.0-85219180112 (Scopus ID)978-3-031-78708-9 (ISBN)978-3-031-78709-6 (ISBN)
Conference
22nd International Symposium on Automated Technology for Verification and Analysis
Funder
Swedish Research Council, 2022-06725Swedish Research Council, 2021-06327Swedish Foundation for Strategic Research, RIT17-0011Knut and Alice Wallenberg Foundation
Available from: 2025-02-05 Created: 2025-02-05 Last updated: 2025-06-23Bibliographically approved
Abdulla, P. A., Atig, M. F., Das, S., Jonsson, B. & Sagonas, K. (2024). Parsimonious Optimal Dynamic Partial Order Reduction. In: Ganesh, V Gurfinkel, A (Ed.), COMPUTER AIDED VERIFICATION, PT II, CAV 2024: . Paper presented at 36th International Conference on Computer-Aided Verification (CAV), JUN 24-27, 2024, Montreal, CANADA (pp. 19-43). Springer Publishing Company, 14682
Open this publication in new window or tab >>Parsimonious Optimal Dynamic Partial Order Reduction
Show others...
2024 (English)In: COMPUTER AIDED VERIFICATION, PT II, CAV 2024 / [ed] Ganesh, V Gurfinkel, A, Springer Publishing Company, 2024, Vol. 14682, p. 19-43Conference paper, Published paper (Refereed)
Abstract [en]

Statelessmodel checking is a fully automatic verification technique for concurrent programs that checks for safety violations by exploring all possible thread schedulings. It becomes effective when coupled with Dynamic Partial Order Reduction (DPOR), which introduces an equivalence on schedulings and reduces the amount of needed exploration. DPOR algorithms that are optimal are particularly effective in that they guarantee to explore exactly one execution from each equivalence class. Unfortunately, existing sequence-based optimal algorithms may in the worst case consume memory that is exponential in the size of the analyzed program. In this paper, we present Parsimonious-OPtimal DPOR (POP), an optimal DPOR algorithm for analyzing multi-threaded programs under sequential consistency, whose space consumption is polynomial in the worst case. POP combines several novel algorithmic techniques, including (i) a parsimonious race reversal strategy, which avoids multiple reversals of the same race, (ii) an eager race reversal strategy to avoid storing initial fragments of to-be-explored executions, and (iii) a space-efficient scheme for preventing redundant exploration, which replaces the use of sleep sets. Our implementation in Nidhugg shows that these techniques can significantly speed up the analysis of concurrent programs, and do so with low memory consumption. Comparison to TruSt, a related optimal DPOR algorithm that represents executions as graphs, shows that POP's implementation achieves similar performance for smaller benchmarks, and scales much better than TruSt's on programs with long executions.

Place, publisher, year, edition, pages
Springer Publishing Company, 2024
Series
Lecture Notes in Computer Science, ISSN 0302-9743, E-ISSN 1611-3349
National Category
Computer Sciences
Identifiers
urn:nbn:se:uu:diva-540574 (URN)10.1007/978-3-031-65630-9_2 (DOI)001307890400002 ()978-3-031-65629-3 (ISBN)978-3-031-65630-9 (ISBN)
Conference
36th International Conference on Computer-Aided Verification (CAV), JUN 24-27, 2024, Montreal, CANADA
Funder
Swedish Research CouncilSwedish Foundation for Strategic Research
Available from: 2024-10-17 Created: 2024-10-17 Last updated: 2025-03-11Bibliographically approved
Abdulla, P., Atig, M. F., Das, S., Jonsson, B. & Sagonas, K. (2024). Parsimonious Optimal Dynamic Partial Order Reduction. In: : . Paper presented at arXiv.
Open this publication in new window or tab >>Parsimonious Optimal Dynamic Partial Order Reduction
Show others...
2024 (English)Conference paper, Published paper (Refereed)
Abstract [en]

Stateless model checking is a fully automatic verification technique for concurrent programs that checks for safety violations by exploring all possible thread schedulings. It becomes eective when coupled with Dynamic Partial Order Reduction (DPOR), which introduces an equivalence on schedulings and reduces the amount of needed exploration. DPOR algorithms that are optimal are particularly effective in that they guarantee to explore exactly one execution from each equivalence class. Unfortunately, existing sequence-based optimal algorithms may in the worst case consume memory that is exponential in the size of the analyzed program. In this paper, we present Parsimonious-OPtimal DPOR (POP), an optimal DPOR algorithm for analyzing multi-threaded programs under sequential consistency, whose space consumption is polynomial in the worst case. POP combines several novel algorithmic techniques, including (i) a parsimonious race reversal strategy, which avoids multiple reversals of the same race, (ii) an eager race reversal strategy to avoid storing initial fragments of to-be-explored executions, and (iii) a space-efficient scheme for preventing redundant exploration, which replaces the use of sleep sets. Our implementation in Nidhugg shows that these techniques can significantly speed up the analysis of concurrent programs, and do so with low memory consumption. Comparison to TruSt , a related optimal DPOR algorithm that represents executions as graphs, shows that POP ’s implementation achieves similar performance for smaller benchmarks, and scales much better than TruSt’s on programs with long executions.

Keywords
Concurrent Programs, Automated Testing, Stateless Model Checking, Dynamic Partial Order Reduction
National Category
Computer Sciences
Identifiers
urn:nbn:se:uu:diva-553045 (URN)
Conference
arXiv
Funder
Swedish Research Council
Available from: 2025-03-21 Created: 2025-03-21 Last updated: 2025-03-21Bibliographically approved
Abdulla, P., Atig, M. F., Das, S., Jonsson, B. & Sagonas, K. (2024). Trading Space for Simplicity in Stateless Model Checking. In: Susanne Graf; Paul Pettersson; Bernhard Steffen (Ed.), Real Time and Such: Essays Dedicated to Wang Yi to Celebrate His Scientific Career. Paper presented at Real Time and Such: Essays Dedicated to Wang Yi to Celebrate His Scientific Career (pp. 79-97). Paper presented at Real Time and Such: Essays Dedicated to Wang Yi to Celebrate His Scientific Career. Springer
Open this publication in new window or tab >>Trading Space for Simplicity in Stateless Model Checking
Show others...
2024 (English)In: Real Time and Such: Essays Dedicated to Wang Yi to Celebrate His Scientific Career / [ed] Susanne Graf; Paul Pettersson; Bernhard Steffen, Springer, 2024, p. 79-97Chapter in book (Refereed)
Abstract [en]

Stateless model checking is a fully automatic verification technique for concurrent programs, which checks for safety violations by exploring all possible thread schedulings. It becomes effective when coupled with Dynamic Partial Order Reduction (DPOR), which introduces an equivalence on schedulings and reduces the amount of exploration. DPOR algorithms that are optimal are particularly effective in that they guarantee to explore exactly one execution from each equivalence class. Recently, the authors of this paper presented Parsimonious-OPtimal (POP) DPOR, an optimal DPOR algorithm for analyzing multi-threaded programs under sequential consistency, whose space consumption is polynomial in the worst case. This space consumption bound was realized due to a carefully crafted encoding of so-called sleep sets, a mechanism for preventing redundant exploration. This encoding brings some conceptual complexity to POP, which achieves good worst-case performance at the possible expense of worse average-case performance. In this paper, we present a simpler technique for managing sleep sets, which has exponential worst-case space consumption but better average-case performance. We experimentally compare these two sleep set management schemes on a range of benchmarks. The experimental results confirm that a simpler sleep set is a better choice when designing DPOR algorithms as they are faster and have similar memory consumption for average programs.

Place, publisher, year, edition, pages
Springer, 2024
Series
Lecture Notes in Computer Science, ISSN 0302-9743, E-ISSN 1611-3349 ; 15230
Keywords
Stateless Model Checking, Model Checking, DPOR, Concurrent Programs, Multi-threaded programs
National Category
Computer Sciences
Identifiers
urn:nbn:se:uu:diva-551542 (URN)10.1007/978-3-031-73751-0_8 (DOI)001400370700009 ()2-s2.0-85208017586 (Scopus ID)9783031737503 (ISBN)9783031737510 (ISBN)
Conference
Real Time and Such: Essays Dedicated to Wang Yi to Celebrate His Scientific Career
Funder
Swedish Foundation for Strategic ResearchSwedish Research Council
Available from: 2025-02-25 Created: 2025-02-25 Last updated: 2025-03-11Bibliographically approved
Abdulla, P., Atig, M. F., Bouajjani, A., Kumar, K. N. & Saivasan, P. (2024). Verification under Intel-x86 with Persistency. Paper presented at ACM SIGPLAN Conference on Programming Languages Design and Implementation (PLDI), JUN 24-28, 2024, Copenhagen, DENMARK. Proceedings of the ACM on Programming Languages, 8(PLDI), Article ID 195.
Open this publication in new window or tab >>Verification under Intel-x86 with Persistency
Show others...
2024 (English)In: Proceedings of the ACM on Programming Languages, E-ISSN 2475-1421, Vol. 8, no PLDI, article id 195Article in journal (Refereed) Published
Abstract [en]

The full semantics of the Intel-x86 architecture has been defined by Raad et al in POPL 2022, extending the earlier formalization based on the TSO memory model incorporating persistency. This new semantics involves an intricate combination of the SC, TSO, and PSO models to account for the diverse features of the enlarged instruction set. In this paper we investigate the reachability problem under this semantics, including both its consistency and persistency aspects each of which requires reasoning about unbounded operation reorderings. Our first contribution is to show that reachability under this model can be reduced to reachability under a model without the persistency component. This is achieved by showing that the persistency semantics can be simulated by a finite-state protocol running in parallel with the program. Our second contribution is to prove that reachability under the consistency model of Intel-x86 (even without crashes and persistency) is undecidable. Undecidability is obtained as soon as one thread in the program is allowed to use both TSO variables and two PSO variables. The third contribution is showing that for any fixed bound on the alternation between TSO writes (write-backs), and PSO writes (non-temporal writes), the reachability problem is decidable. This defines a complete parametrized schema for under-approximate analysis that can be used for bug finding.

Place, publisher, year, edition, pages
Association for Computing Machinery (ACM), 2024
Keywords
model checking, program verification, TSO memory model, persistency
National Category
Computer Sciences Computer Systems Embedded Systems
Identifiers
urn:nbn:se:uu:diva-536369 (URN)10.1145/3656425 (DOI)001264464100050 ()
Conference
ACM SIGPLAN Conference on Programming Languages Design and Implementation (PLDI), JUN 24-28, 2024, Copenhagen, DENMARK
Funder
Swedish Research Council, P-04/2019Swedish Research Council
Available from: 2024-08-20 Created: 2024-08-20 Last updated: 2024-08-20Bibliographically approved
Abdulla, P. A., Atig, M. F., Furbach, F. & Garg, S. (2024). Verification under TSO with an infinite Data Domain. In: Bernd Finkbeiner; Laura Kovács (Ed.), Tools and Algorithms for the Construction and Analysis of Systems: 30th International Conference, TACAS 2024, Held as Part of the European Joint Conferences on Theory and Practice of Software, ETAPS 2024, Luxembourg City, Luxembourg, April 6–11, 2024, Proceedings, Part III. Paper presented at 30th International Conference on Tools and Algorithms for the Construction and Analysis of Systems (TACAS) Held as Part of the 27th European Joint Conferences on Theory and Practice of Software (ETAPS), April 6-11, 2024, Luxembourg, Luxembourg (pp. 276-295). Springer
Open this publication in new window or tab >>Verification under TSO with an infinite Data Domain
2024 (English)In: Tools and Algorithms for the Construction and Analysis of Systems: 30th International Conference, TACAS 2024, Held as Part of the European Joint Conferences on Theory and Practice of Software, ETAPS 2024, Luxembourg City, Luxembourg, April 6–11, 2024, Proceedings, Part III / [ed] Bernd Finkbeiner; Laura Kovács, Springer, 2024, p. 276-295Conference paper, Published paper (Refereed)
Abstract [en]

We examine verification of concurrent programs under the total store ordering (TSO) semantics used by the x86 architecture. In our model, threads manipulate variables over infinite domains and they can check whether variables are related for a range of relations. We show that, in general, the control state reachability problem is undecidable. This result is derived through a reduction from the state reachability problem of lossy channel systems with data (which is known to be undecidable). In the light of this undecidability, we turn our attention to a more tractable variant of the reachability problem. Specifically, we study context bounded runs, which provide an under-approximation of the program behavior by limiting the possible interactions between processes. A run consists of a number of contexts, with each context representing a sequence of steps where a only single designated thread is active. We prove that the control state reachability problem under bounded context switching is PSPACE complete.

Place, publisher, year, edition, pages
Springer, 2024
Series
Lecture Notes in Computer Science, ISSN 0302-9743, E-ISSN 1611-3349 ; 14572
National Category
Computer Sciences Computer Systems
Identifiers
urn:nbn:se:uu:diva-538998 (URN)10.1007/978-3-031-57256-2_14 (DOI)001284187100014 ()978-3-031-57255-5 (ISBN)978-3-031-57256-2 (ISBN)
Conference
30th International Conference on Tools and Algorithms for the Construction and Analysis of Systems (TACAS) Held as Part of the 27th European Joint Conferences on Theory and Practice of Software (ETAPS), April 6-11, 2024, Luxembourg, Luxembourg
Available from: 2024-09-24 Created: 2024-09-24 Last updated: 2024-09-24Bibliographically approved
Abdulla, P., Atig, M. F., Krishna, S., Gupta, A. & Tuppe, O. (2023). Optimal Stateless Model Checking for Causal Consistency. In: Sriram Sankaranarayanan; Natasha Sharygi (Ed.), Tools and Algorithms for the Construction and Analysis of Systems: 29th International Conference, TACAS 2023, Held as Part of the European Joint Conferences on Theory and Practice of Software, ETAPS 2023, Paris, France, April 22–27, 2023, Proceedings, Part I. Paper presented at 29th International Conference, TACAS 2023, Held as Part of the European Joint Conferences on Theory and Practice of Software, ETAPS 2023, Paris, France, April 22–27, 2023 (pp. 105-125). Springer
Open this publication in new window or tab >>Optimal Stateless Model Checking for Causal Consistency
Show others...
2023 (English)In: Tools and Algorithms for the Construction and Analysis of Systems: 29th International Conference, TACAS 2023, Held as Part of the European Joint Conferences on Theory and Practice of Software, ETAPS 2023, Paris, France, April 22–27, 2023, Proceedings, Part I / [ed] Sriram Sankaranarayanan; Natasha Sharygi, Springer, 2023, p. 105-125Conference paper, Published paper (Refereed)
Abstract [en]

We present a framework for efficient stateless model checking (SMC) of concurrent programs under three prominent models of causal consistency, . Our approach is based on exploring traces under the program order and the reads from relations. Our SMC algorithm is provably optimal in the sense that it explores each and relation exactly once. We have implemented our framework in a tool called Conschecker. Experiments show that Conschecker performs well in detecting anomalies in classical distributed databases benchmarks.

Place, publisher, year, edition, pages
Springer, 2023
Series
Lecture Notes in Computer Science, ISSN 0302-9743, E-ISSN 1611-3349 ; 13993
National Category
Computer Sciences
Research subject
Computer Science
Identifiers
urn:nbn:se:uu:diva-510207 (URN)10.1007/978-3-031-30823-9_6 (DOI)001288688000006 ()978-3-031-30823-9 (ISBN)978-3-031-30822-2 (ISBN)
Conference
29th International Conference, TACAS 2023, Held as Part of the European Joint Conferences on Theory and Practice of Software, ETAPS 2023, Paris, France, April 22–27, 2023
Available from: 2023-08-25 Created: 2023-08-25 Last updated: 2024-09-25Bibliographically approved
Abdulla, P. A., Atig, M. F., Furbach, F., Godbole, A. A., Hendi, Y. G., Krishna, S. N. & Spengler, S. (2023). Parameterized Verification under TSO with Data Types. In: Sriram Sankaranarayanan; Natasha Sharygina (Ed.), Tools and Algorithms for the Construction and Analysis of Systems: 29th International Conference, TACAS 2023, Held as Part of the European Joint Conferences on Theory and Practice of Software, ETAPS 2023, Paris, France, April 22–27, 2023, Proceedings, Part I. Paper presented at 29th International Conference, TACAS 2023, Held as Part of the European Joint Conferences on Theory and Practice of Software, ETAPS 2023, Paris, France, April 22–27, 2023 (pp. 588-606). Springer
Open this publication in new window or tab >>Parameterized Verification under TSO with Data Types
Show others...
2023 (English)In: Tools and Algorithms for the Construction and Analysis of Systems: 29th International Conference, TACAS 2023, Held as Part of the European Joint Conferences on Theory and Practice of Software, ETAPS 2023, Paris, France, April 22–27, 2023, Proceedings, Part I / [ed] Sriram Sankaranarayanan; Natasha Sharygina, Springer, 2023, p. 588-606Conference paper, Published paper (Refereed)
Abstract [en]

We consider parameterized verification of systems executing according to the total store ordering (TSO) semantics. The processes manipulate abstract data types over potentially infinite domains. We present a framework that translates the reachability problem for such systems to the reachability problem for register machines enriched with the given abstract data type.

Place, publisher, year, edition, pages
Springer, 2023
Series
Lecture Notes in Computer Science, ISSN 0302-9743, E-ISSN 1611-3349 ; 13993
National Category
Computer Sciences
Research subject
Computer Science
Identifiers
urn:nbn:se:uu:diva-510208 (URN)10.1007/978-3-031-30823-9_30 (DOI)001288688000030 ()978-3-031-30823-9 (ISBN)978-3-031-30822-2 (ISBN)
Conference
29th International Conference, TACAS 2023, Held as Part of the European Joint Conferences on Theory and Practice of Software, ETAPS 2023, Paris, France, April 22–27, 2023
Available from: 2023-08-25 Created: 2023-08-25 Last updated: 2024-09-25Bibliographically approved
Projects
Verification of Weak Memory Models [2012-04510_VR]; Uppsala UniversityOn the Verification of Weak Consistency Models [2017-04838_VR]; Uppsala University
Organisations
Identifiers
ORCID iD: ORCID iD iconorcid.org/0000-0001-8229-3481

Search in DiVA

Show all publications